



32K x 16 Static RAM

Features

- High speed
 - t_{AA} = 12, 15 ns
- CMOS for optimum speed/power
- Low active power
- 825 mW (max.)
- Low CMOS standby power (L version only) — 2.75 mW (max.)
- Automatic power-down when deselected
- · Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description


The CY7C1020BN is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified <u>on the</u> address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O_1 to I/O_8 . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O_9 to I/O_{16} . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in <u>a</u> high-impedance state when the device is de<u>selected (CE</u> HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1020BN is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages.



Cypress Semiconductor Corporation Document #: 001-06443 Rev. ** 198 Champion Court •

San Jose, CA 95134-1709 • 408-943-2600 Revised February 1, 2006



Selection Guide

		7C1020BN-12	7C1020BN-15
Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)		140	130
Maximum CMOS Standby Current (mA)		3	3
	L	0.5	0.5

Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative GND ^[1] –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State ^[1] 0.5V to V_{CC} +0.5V DC Input Voltage ^[1] 0.5V to V_{CC} +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0×C to +70×C	5V ± 10%
Industrial	–40×C to +85×C	5V ± 10%

Electrical Characteristics Over the Operating Range

		Test		7C102	0BN-12	7C1020BN-15		
Parameter	Description	Conditions	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	6.0	2.2	6.0	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC}$, Output Disabled		-1	+1	-1	+1	μΑ
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}, f = f_{MAX} = 1/2$	/t _{RC}		140		130	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$			20		20	mA
I _{SB2}	Automatic CE Power-Down	Max. V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$,			3		3	mA
	Current—CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, f = 0			0.5		0.5	mA

Capacitance^[4]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz, V_{CC} = 5.0V$	8	pF
C _{OUT}	Output Capacitance		8	pF

Notes:

1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
2. T_A is the case temperature.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Switching Characteristics^[5] Over the Operating Range

		7C102	0BN-12	7C102	0BN-15		
Parameter	Description	Min. Max.		Min. Max.		Unit	
Read Cycle							
t _{RC}	Read Cycle Time			15		ns	
t _{AA}	Address to Data Valid		12		15	ns	
t _{OHA}	Data Hold from Address Change	3		3		ns	
t _{ACE}	CE LOW to Data Valid		12		15	ns	
t _{DOE}	OE LOW to Data Valid		6		7	ns	
t _{LZOE}	OE LOW to Low Z ^[6]	0		0		ns	
t _{HZOE}	OE HIGH to High Z ^[6, 7]		6		7	ns	
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns	
t _{HZCE}	CE HIGH to High Z ^[6, 7]		6		7	ns	
t _{PU}	CE LOW to Power-Up	0		0		ns	
t _{PD}	CE HIGH to Power-Down		12		15	ns	
t _{DBE}	Byte Enable to Data Valid		6		7	ns	
t _{LZBE}	Byte Enable to Low Z	0		0		ns	
t _{HZBE}	Byte Disable to High Z		6		7	ns	
Write Cycle ^[8]				•	•		
t _{WC}	Write Cycle Time	12		15		ns	
t _{SCE}	CE LOW to Write End	9		10		ns	
t _{AW}	Address Set-Up to Write End	8		10		ns	
t _{HA}	Address Hold from Write End	0		0		ns	
t _{SA}	Address Set-Up to Write Start	0		0		ns	
t _{PWE}	WE Pulse Width	8		10		ns	
t _{SD}	Data Set-Up to Write End	6		8		ns	
t _{HD}	Data Hold from Write End	0 0		0		ns	
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns	
t _{HZWE}	WE LOW to High Z ^[6, 7]		6		7	ns	
t _{BW}	Byte Enable to End of Write	8		9		ns	

Notes:


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. 5. 6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
7. t_{HZOE}, t_{HZBE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate 8. a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.




Switching Waveforms

Read Cycle No. 1^[9, 10]



Read Cycle No. 2 (OE Controlled)^[10, 11]




Notes:

^{9.} Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$. 10. \overline{WE} is HIGH for read cycle. 11. Address valid prior to or coincident with \overline{CE} transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[12, 13]




Write Cycle No. 2 (BLE or BHE Controlled)





Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₁ –I/O ₈	I/O ₉ -I/O ₁₆	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1020BN-12VC	51-85082	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020BN-12VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1020BN-12ZC	51-85087	44-pin TSOP Type II	Commercial
	CY7C1020BN-12ZXC	51-85087	44-pin TSOP Type II (Pb-free)	Commercial
15	CY7C1020BN-15ZC	51-85087	44-pin TSOP Type II	Commercial
	CY7C1020BN-15ZXC	51-85087	44-pin TSOP Type II (Pb-free)	Commercial

Please contact local sales representative regarding availability of these parts.



Package Diagrams



All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 001-06443 Rev. **

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

	Document Title: CY7C1020BN 32K x 16 Static RAM Document #: 001-06443						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	426812	See ECN	NXR	New Data Sheet			